


• REVIEW NMOS INVERTER w/ PULL-UP RESISTOR

• CIRCUIT:




$$r_{DS} = \frac{1}{K_n' (w/L) (V_{GS} - V_{TH})}$$

$\uparrow$   
 $V_{DD}$

$$V_{MIN} = V_{DD} \left( \frac{r_{DS}}{r_{OS} + R_D} \right)$$

• MODEL



• PROPAGATION DELAYS

(CHARGING)  $t_{PLH} = \tau \ln \left( \frac{2(V_{DD} - V_{MIN})}{V_{DD}} \right) \approx \tau \ln 2$  FOR  $V_{MIN} \ll V_{DD}$

$\tau = R_D C_L$

(DISCHARGING)  $t_{PHL} = \tau \ln \left( \frac{V_{DD} - V_{MIN}}{V_{DD}/2 - V_{MIN}} \right) \approx \tau \ln 2$  FOR  $V_{MIN} \ll V_{DD}$


$\tau = (R_D || r_{DS}) C_L$

• DRAWBACKS

- 1) ASYMMETRIC WAVEFORMS ( $t_{PLH} \gg t_{PHL}$ )
- 2)  $V_{MIN} \neq 0$
- 3) POWER DISSIPATION WHEN OUTPUT IS AT A STATIC LOW.

# CMOS LOGIC INVERTER

• CIRCUIT:




• TURN-ON RESISTANCE

$$r_{DS\ P} = \frac{1}{K_p' (W/L)_P (V_{SG} - |V_{TH}|_P)}$$


NOTE

$$r_{DS\ N} = \frac{1}{K_n' (W/L)_N (V_{GS} - V_{TH}_N)}$$

• MODEL



• WAVEFORMS



• PROPAGATION DELAYS:

$$t_{PLH} = \tau \ln 2 = r_{DS\ P} C_L \ln 2 \quad (\text{CHARGE})$$

$$t_{PHL} = \tau \ln 2 = r_{DS\ N} C_L \ln 2 \quad (\text{DISCHARGE})$$

• FEATURES OF CMOS

- 1) PROPAGATION DELAYS CAN BE MADE EQUAL. (CAN BE HOW?  $r_{DS\ N} = r_{DS\ P}$ )
- 2)  $V_{MIN} = 0$
- 3) NO POWER DISSIPATION WHEN STATIC (HI OR LO)