

---

# Verilog for Modeling

## Module 9

# Overview

---


- General examples
  - AND model
  - Flip-flop model
  - SRAM Model
- Customizing Models
  - Generics in VHDL
    - DDR SDRAM Model
  - Parameters in Verilog
- Commercial memory models

# Verilog for Modeling

---

- We have covered
  - Verilog for Synthesis
  - Verilog for testing (simulation)
- Now - Verilog for modeling
- Describes the *expected behavior* of a component or device
- Can be used to test other components
  - for example a model of a CPU could be used to test:
    - UART
    - DRAM memory controller
    - cache controller


# AND gate model




The image shows a screenshot of the ISE Text Editor window titled "ISE Text Editor (P.15xf) - [and\_model.v]". The window contains Verilog code for an AND gate model. The code is as follows:

```
21
22 module and_model(
23     input a,
24     input b,
25     output reg c
26 );
27
28 // assign c = a & b; // no delays
29
30 // assign #10 c = a & b; // equal Tplh and Tphl
31
32     always @ (a, b)
33         if (a & b)
34             #8 c = 1; // Tplh
35         else
36             #10 c = 0; // Tphl
37
38 endmodule
39
```

# Simulation Results



# D flip-flop model




```
21
22 module d_model(
23     input    d,
24     input    clr,
25     input    clk,
26     output reg q
27 );
28
29 always @ (posedge clk, posedge clr)
30     if (clr)
31         #30 q <= 1'b0;        // clear delay
32     else
33         if (d == 1'b1)
34             #13 q <= 1'b1;    // Tplh delay
35         else
36             #25 q <= 1'b0;    // Tphl delay
37
38
39 endmodule
40
```

# Timing Check Tasks in Verilog

---

- Specify block can be used to specify setup and hold times for signals
  - `specify` and `endspecify` (Use `specparam` to define parameters in `specify` block)
- `$setup` (data, clock edge, limit)
  - Displays warning message if setup timing constraint is not met
  - `$setup(d, posedge clk, 10)`
- `$hold` (clock edge, data, limit)
  - Displays warning message if hold timing constraint is not met
  - `$hold(posedge clk, d, 2)`
- `$width` (pulse event, limit)
  - Displays warning message if pulse width is shorter than limit
  - `$width(posedge clk, 20)` – specify start edge of pulse
- `$period` (pulse event, limit)
  - Check if period of signal is sufficiently long
  - `$period(posedge clk, 50)`


# Adding setup and period timing checks



```
ISE Text Editor (P.15xf) - [d_model.v]
File Edit View Window Layout Help
21
22 module d_model(
23     input    d,
24     input    clr,
25     input    clk,
26     output reg q
27 );
28
29     parameter Tclr = 30;|
30     parameter Trise = 13;
31     parameter Tfall = 25;
32
33     specify
34         $setup (d, posedge clk, 10); // check setup time
35         $period (posedge clk, 60);
36     endspecify
37
38     always @ (posedge clk, posedge clr)
39         if (clr)
40             #Tclr q <= 1'b0; // clear delay
41         else
42             if (d == 1'b1)
43                 #Trise q <= 1'b1; // Tplh delay
44             else
45                 #Tfall q <= 1'b0; // Tphl delay
46
47     endmodule
48
```



# Detecting timing violations




WARNING: at 225 ns: Timing violation in /d\_model\_tf/uut/ \$period( clk:175 ns, :225 ns, 60 ns)

WARNING: at 275 ns: Timing violation in /d\_model\_tf/uut/ \$period( clk:225 ns, :275 ns, 60 ns)

WARNING: at 325 ns: Timing violation in /d\_model\_tf/uut/ \$setup( d:321 ns, clk:325 ns,10 ns)

WARNING: at 325 ns: Timing violation in /d\_model\_tf/uut/ \$period( clk:275 ns, :325 ns, 60 ns)

# Using Specparam




```
ISE Text Editor (P.15xf) - [d_model.v]
File Edit View Window Layout Help
28
29     parameter Tclr = 30;
30     parameter Trise = 13;
31     parameter Tfall = 25;
32
33     specify
34         specparam Tsetup = 10, // minimum setup time before clk
35             Tperiod = 60;      // minimum clock period
36         $setup (d, posedge clk, Tsetup); // check setup time
37         $period (posedge clk, Tperiod); // check period
38     endspecify
39
40     always @ (posedge clk, posedge clr)
41     if (clr)
42         #Tclr q <= 1'b0;      // clear delay
43     else
44         if (d == 1'b1)
45             #Trise q <= 1'b1; // Tplh delay
46         else
47             #Tfall q <= 1'b0; // Tphl delay
48
49     endmodule
```

# Test Bench – no models

---


- SRAM connections are open




# Adding the SRAM model

---

- New testbench



# Very Simple SRAM Model



```
ISE Text Editor (P.20131013) - [sram_model.v*]
File Edit View Window Layout Help
21
22 module sram_model(
23     input [9:0] addr,
24     inout [7:0] data,
25     input oe_n,
26     input we_n,
27     input ce_n
28 );
29
30 // This model simulates how we expect the external SRAM to respond
31 // we will add some simple checks and delays later
32
33 // create an array of 1024 memory cells, each 8 bits wide
34 reg [7:0] sram [0:1023];
35
36 // load data on rising edge of we_n signal
37 always @ (posedge we_n)
38     if (ce_n == 1'b0) // only write if enabled
39         sram[addr] <= data;
40
41 // create tri-state signal for data
42 // drive data lines when ce_n and oe_n is low else tri-state
43 assign data = (~ce_n & ~oe_n) ? sram[addr] : 8'bz;
44
45 endmodule
46
sram_model.v*
```


# Viewing Contents of Array

The screenshot shows the ISim (M.63c) - [sram] interface. The Memory Editor window is open, displaying a table of memory addresses and values. The table has columns for Address, Value, and several unlabeled columns. The values are mostly 'XXXXXXXX' or '00000111'. A blue text box overlaid on the Memory Editor reads: "Select SRAM then right mouse click =>Memory Editor".

The console window at the bottom shows the following output:


```
0002: 78 : 56 : 0a : 02 : 60502610ns
R1 = R1 * R0
0a02 : 78 : 56 : 0a : 02 : 60502610ns
***** Error at time = 80000300ns, R1 is 0a, expected 09H
1230 : 78 : 56 : 0a : 02 : 80000300ns
Write to SRAM - location 0
Write to SRAM - location 1
Read two locations
0003 : 78 : 56 : 0a : 02 : 80001000ns
1230 : 78 : 56 : 0a : 02 : 80001100ns
0107 : 78 : 56 : 0a : 02 : 80001200ns
1230 : 78 : 56 : 0a : 02 : 80001300ns
Stopped at time = 80001400 ns: in File "H:/ece3810/risc_sram/risc_sram_tf.v" Line 180
ISim>
```

# Adding Timing Checks and Delay



```
ISE Text Editor (P.20131013) - [sram_model_timing.v*]
File Edit View Window Layout Help
27   input ce_n
28   );
29
30   specify
31     specparam Twp = 45, // Min write pulse width
32     Tdw = 20, // Data setup time before write
33     Tdh = 0; // Data hold time after write
34     $width (negedge we_n, Twp);
35     $setup (data, posedge we_n, 20); // can just add value instead of param
36     $hold (posedge we_n, data, Tdh);
37   endspecify
38
39   // create an array of 1024 memory cells, each 8 bits wide
40   reg [7:0] sram [0:1023];
41
42   // load data on rising edge of we_n signal
43   always @ (posedge we_n)
44     if (ce_n == 1'b0) // only write if enabled
45       sram[addr] <= data;
46
47   // create tri-state signal for data
48   // drive data lines when ce_n and oe_n are low else tri-state
49   // delay data output by 70ns to model SRAM access time
50   assign #70 data = (~ce_n & ~oe_n) ? sram[addr] : 8'bz;
51
52   endmodule
```

# Testing with Test Bench





# Warning Messages

```
Console
0003 : 78 : 56 : 34 : 12 :          970ns
1230 : 78 : 56 : 34 : 12 :          1000ns
ISim> run lus
01zz : 78 : 56 : 34 : 12 :          1100ns|
0107 : 78 : 56 : 34 : 12 :          1170ns
1230 : 78 : 56 : 34 : 12 :          1200ns
Write to SRAM - location 1 (width violation)
WARNING: at 1440 ns: Timing violation in /risc_sram_tf/sram/ $width( we_n:1400 ns, :1440 ns, 45 ns)

Write to SRAM - location 0 (setup violation)
WARNING: at 1740 ns: Timing violation in /risc_sram_tf/sram/ $setup( data:1725 ns, we_n:1740 ns,20 ns)

WARNING: at 1740 ns: Timing violation in /risc_sram_tf/sram/ $setup( data:1725 ns, we_n:1740 ns,20 ns)

WARNING: at 1740 ns: Timing violation in /risc_sram_tf/sram/ $setup( data:1725 ns, we_n:1740 ns,20 ns)

3412 : 78 : 56 : 34 : 12 :          1840ns
ISim>
```

# DDR SDRAM Model



128Mb: x4, x8, x16 - DDR SDRAM Features

## Double Data Rate (DDR) SDRAM

MT46V32M4 - 8 Meg x 4 x 4 Banks

MT46V16M8 - 4 Meg x 8 x 4 Banks

MT46V8M16 - 2 Meg x 16 x 4 Banks

For the latest data sheet revisions, please refer to the Micron Web site: [www.micron.com/sdram](http://www.micron.com/sdram)

### Features

- VDD = +2.5V ±0.2V, VDDQ = +2.5V ±0.2V
- VDD = +2.6V ±0.1V, VDDQ = +2.6V ±0.1V (DDR 400)
- Bidirectional data strobe (DQS) transmitted/received with data, i.e., source-synchronous data capture (x16 has two - one per byte)
- Internal, pipelined double-data-rate (DDR) architecture; two data accesses per clock cycle
- Differential clock inputs (CK and CK#)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READs; center-aligned with data for WRITEs
- DLL to align DQ and DQS transitions with CK
- Four internal banks for concurrent operation
- Data mask (DM) for masking write data (x16 has two - one per byte)
- Programmable burst lengths: 2, 4, or 8
- Auto Refresh and Self Refresh Modes
- Longer lead TSOP for improved reliability (OCPL)
- 2.5V I/O (SSTL\_2 compatible)
- Concurrent auto precharge option is supported
- <sup>4</sup>RAS lockout supported (<sup>4</sup>RAP = <sup>4</sup>RCD)

### Options

- Configuration
  - 32 Meg x 4 (8 Meg x 4 x 4 banks)
  - 16 Meg x 8 (4 Meg x 8 x 4 banks)
  - 8 Meg x 16 (2 Meg x 16 x 4 banks)
- Plastic Package - OCPL
  - 66-pin TSOP
  - 66-pin TSOP (lead-free)
- Timing - Cycle Time
  - 5ns @ CL = 3 (DDR400)
  - 6ns @ CL = 2.5 (DDR333) (TSOP only)
  - 7.5ns @ CL = 2 (DDR266)
  - 7.5ns @ CL = 2 (DDR266A)
  - 7.5ns @ CL = 2.5 (DDR266B)
- Self Refresh
  - Standard
  - Low Power Self Refresh
- Temperature Rating
  - Industrial Temperature (-40°C to +85°C)
- Revision

### Marking

- 32M4
- 16M8
- 8M16
- TC
- P
- 5B
- 6T
- 75E
- 75Z
- 75
- None
- L
- IT
- :D

Table 1: Configuration Addressing

	32 Meg x 4	16 Meg x 8	8 Meg x 16
Configuration	8 Meg x 4 x 4 banks	4 Meg x 8 x 4 banks	2 Meg x 16 x 4 banks
Refresh Count	4K	4K	4K
Row Addressing	4K (A0-A11)	4K (A0-A11)	4K (A0-A11)
Bank Addressing	4 (BA0, BA1)	4 (BA0, BA1)	4 (BA0, BA1)
Column Addressing	2K (A0-A9, A11)	1K (A0-A9)	512 (A0-A8)

Table 2: Key Timing Parameters

CL = CAS (READ) latency; Minimum clock rate @ CL = 2 (-75E, -75Z), CL = 2.5 (-6, -6T, -75), and CL = 3 (-5B)

Speed Grade	Clock Rate			Data Out Window	Access Window	DQS-DQ Skew
	CL = 2	CL = 2.5	CL = 3			
-5B	133 MHz	167 MHz	200 MHz	1.6ns	±0.70ns	+0.40ns
-6T	133 MHz	167 MHz	N/A	2.0ns	±0.70ns	+0.45ns
-75E/-75Z	133 MHz	133 MHz	N/A	2.5ns	±0.75ns	+0.50ns
-75	100 MHz	133 MHz	N/A	2.5ns	±0.75ns	+0.50ns


Doc. #68594d10r02 (Rev. 06/04) Micron 27  
128MEC08M16TCL17R - Rev. A105.B1

Micron Technology, Inc. reserves the right to change products or specifications without notice.  
©2004 Micron Technology, Inc. All rights reserved.

# DDR SDRAM Model (cont'd)


## Functional Block Diagrams

Figure 1: 32 Meg x 4




# DDR SDRAM Model (cont'd)

Figure 11: READ Burst



- Notes:
1. DO<sub>n</sub> = data-out from column *n*.
  2. BL = 4.
  3. Three subsequent elements of data-out appear in the programmed order following DO<sub>n</sub>.
  4. Shown with nominal  $t_{AC}$ ,  $t_{DQSQ}$ , and  $t_{DQSQ}$ .

# DDR SDRAM Model (cont'd) - VHDL



```
edit - mt46v8m16.vhd
C:/Documents and Settings/ijduck/Local Settings/Temp/Temporary Directory 1 for mt46v8m16.zip/mt46v8m16.vhd
41 LIBRARY IEEE;
42 USE IEEE.STD_LOGIC_1164.ALL;
43 USE IEEE.STD_LOGIC_UNSIGNED.ALL;
44 USE IEEE.STD_LOGIC_ARITH.ALL;
45
46 ENTITY MT46V8M16 IS
47   GENERIC (
48     tCK      : TIME      := 7.500 ns;      -- Timing for -752 CL2
49     tCH      : TIME      := 3.375 ns;      -- 0.45*tCK
50     tCL      : TIME      := 3.375 ns;      -- 0.45*tCK
51     tDH      : TIME      := 0.500 ns;
52     tDS      : TIME      := 0.500 ns;
53     tIH      : TIME      := 0.900 ns;
54     tIS      : TIME      := 0.900 ns;
55     tMRD     : TIME      := 15.000 ns;
56     tRAS     : TIME      := 40.000 ns;
57     --tRAP    : TIME      := 20.000 ns;
58     tRC      : TIME      := 65.000 ns;
59     tRFC     : TIME      := 75.000 ns;
60     tRCD     : TIME      := 20.000 ns;
61     tRP      : TIME      := 20.000 ns;
62     tRRD     : TIME      := 15.000 ns;
63     tWR      : TIME      := 15.000 ns;
64     addr_bits : INTEGER := 12;
65     data_bits : INTEGER := 16;
66     cols_bits : INTEGER := 9;
67   );
68   PORT (
69     Dq      : INOUT STD_LOGIC_VECTOR (data_bits - 1 DOWNTO 0) := (OTHERS => 'Z');
70     Dqs     : INOUT STD_LOGIC_VECTOR (1 DOWNTO 0) := "ZZ";
71     Addr    : IN    STD_LOGIC_VECTOR (addr_bits - 1 DOWNTO 0);
72     Ba      : IN    STD_LOGIC_VECTOR (1 DOWNTO 0);
73     Clk     : IN    STD_LOGIC;
74     Clk_n   : IN    STD_LOGIC;
75     Cke     : IN    STD_LOGIC;
76     Cs_n    : IN    STD_LOGIC;
77     Ras_n   : IN    STD_LOGIC;
78     Cas_n   : IN    STD_LOGIC;
79     We_n    : IN    STD_LOGIC;
80     Dm      : IN    STD_LOGIC_VECTOR (1 DOWNTO 0);
81   );
82 END MT46V8M16;
83
84 ARCHITECTURE behave OF MT46V8M16 IS
85   -- Array for Read pipeline
86   TYPE Array_Read_cmdnd IS ARRAY (8 DOWNTO 0) OF STD_LOGIC;
87   TYPE Array_Read_bank IS ARRAY (8 DOWNTO 0) OF STD_LOGIC_VECTOR (1 DOWNTO 0);
88   TYPE Array_Read_cols IS ARRAY (8 DOWNTO 0) OF STD_LOGIC_VECTOR (cols_bits - 1 DOWNTO 0);
89
```

```

edit - mt46v8m16.vhd
File Edit View Tools Window
0 ns
C:/Documents and Settings/jduck/Local Settings/Temp/Temporary Directory 1 for mt46v8m16.zip/mt46v8m16.vhd
Ln#
777 -- Control Logic
778 --
779 IF Sys_clk'EVENT AND Sys_clk = '1' THEN
780 -- tRAP = tRAS_min - (Burst Length * tCK / 2)
781 IF Burst_length_2 = '1' THEN
782 tRAP := tRAS - (2 * tCK / 2);
783 END IF;
784 IF Burst_length_4 = '1' THEN
785 tRAP := tRAS - (4 * tCK / 2);
786 END IF;
787 IF Burst_length_8 = '1' THEN
788 tRAP := tRAS - (8 * tCK / 2);
789 END IF;
790
791 -- Auto Refresh
792 IF Aref_enable = '1' THEN
793 -- Auto Refresh to Auto Refresh
794 ASSERT (NOW - RFC_chk >= tRFC)
795 REPORT "tRFC violation during Auto Refresh"
796 SEVERITY WARNING;
797
798 -- Precharge to Auto Refresh
799 ASSERT ((NOW - RP_chk0 >= tRP) AND (NOW - RP_chk1 >= tRP) AND
800 (NOW - RP_chk2 >= tRP) AND (NOW - RP_chk3 >= tRP))
801 REPORT "tRP violation during Auto Refresh"
802 SEVERITY WARNING;
803
804 -- Precharge to Auto Refresh
805 ASSERT (Pc_b0 = '1' AND Pc_b1 = '1' AND Pc_b2 = '1' AND Pc_b3 = '1')
806 REPORT "All banks must be Precharge before Auto Refresh"
807 SEVERITY WARNING;
808
809 -- Record current tRFC time
810 RFC_chk := NOW;
811 END IF;
812
813 -- Extended Load Mode Register
814 IF Ext_mode_enable = '1' THEN
815 IF (Pc_b0 = '1' AND Pc_b1 = '1' AND Pc_b2 = '1' AND Pc_b3 = '1') THEN
816 IF (Addr (0) = '0') THEN
817 DLL_enable := '1';
818 ELSE
819 DLL_enable := '0';
820 END IF;
821 END IF;
822
823 -- Precharge to EMR
824 ASSERT (Pc_b0 = '1' AND Pc_b1 = '1' AND Pc_b2 = '1' AND Pc_b3 = '1')
825 REPORT "All bank must be Precharged before Extended Mode Register"

```

# ISSI SRAM – Verilog Model (partial)

---

```
• // IS61LV25616 Asynchronous SRAM, 256K x 16 = 4M; speed: 10ns.
• // Note; 1) Please include "+define+ OEb" in running script if you want to check
• //           timing in the case of OE_ being set.
• //           2) Please specify access time by defining tAC_10 or tAC_12.

• // `define OEb
• `define tAC_10
• `timescale 1ns/10ps

• module IS61LV25616 (A, IO, CE_, OE_, WE_, LB_, UB_);

•     parameter dqbits = 16;
•     parameter memdepth = 262143;
•     parameter addbits = 18;
•     parameter Toha  = 2;

•     parameter Tsa   = 2;

•     `ifdef tAC_10
•         parameter Taa   = 10,
•                 Thzce = 3,
•                 Thzwe = 5;
•     `endif

•     `ifdef tAC_12
•         parameter Taa   = 12,
•                 Thzce = 5,
•                 Thzwe = 6;
•     `endif

•     input CE_, OE_, WE_, LB_, UB_;
•     input [(addbits - 1) : 0] A;
•     inout [(dqbits - 1) : 0] IO;
•
•     wire [(dqbits - 1) : 0] dout;
•     reg  [(dqbits/2 - 1) : 0] bank0 [0 : memdepth];
```

```
90
91 module cellram (
92     clk,
93     adv_n,
94     cre,
95     o_wait,
96     ce_n,
97     oe_n,
98     we_n,
99     lb_n,
100    ub_n,
101    addr,
102    dq
103 );
104
105 `include "cellram_parameters.vh"
106
107 // text macros
108 `define DQ_PER_BY (DQ_BITS/BY_BITS)
109
110 // Display debug message
111 parameter DEBUG = 'h1;
112
113 // Port declarations
114 input          clk;
115 input          adv_n;
116 input          cre;
117 output        o_wait; // Wait is a keyword in HDL
118 input          ce_n;
119 input          oe_n;
120 input          we_n;
121 input          lb_n;
122 input          ub_n;
123 wire          [BY_BITS-1:0] by_n = {ub_n, lb_n};
124 input          [ADDR_BITS-1 : 0] addr;
125 inout         [DQ_BITS-1 : 0] dq;
126
127 wire          [31:0] dq_out;
128 wire          [DQ_BITS-1:0] dq_in = dq;
129 assign        dq                = dq_out[DQ_BITS-1:0];
130
```

Micron SRAM on Nexys3 board

Complete model is > 1300 lines!

Ln 1 Col 1 | Verilog



```

139 assign          zz_n_in = 1'b1;
140 assign          o_wait  = wait_o;
141 initial        par_enabled <= 1'b1; // PAR permanently enabled
142
143 // Memory arrays
144 reg             [DQ_BITS-1:0] memory [0:1<<MEM_BITS-1];
145 reg             [ADDR_BITS-1:0] memory_addr [0:1<<MEM_BITS-1];
146 reg             [MEM_BITS:0] memory_index;
147 reg             [MEM_BITS:0] memory_used;
148
149 // Software access registers
150 reg             [1:0] software_access_unlock;
151 reg             [1:0] software_access_which_reg;
152 reg             software_access_rcr_write;
153
154 // System registers
155 parameter       IDLE = 0;
156 parameter       WR = 1;
157 parameter       RD = 2;
158 parameter       CFG_RD = 3;
159 parameter       CFG_WR = 4;
160
161 // Asynchronous registers
162 reg             [2:0] async_state;
163 reg             async_wr_lockout;
164 wire            data_out_enable;
165 wire            data_out_valid;
166 wire            wait_out_enable;
167 wire            wait_out_valid;
168 reg             async_cre;
169 reg             [ADDR_BITS-1:0] async_addr;
170 reg             deep_power_down_exit;
171 reg             tow_check;
172 reg             tavh_check;
173
174 // Synchronous registers
175 reg             sync_access;
176 reg             last_access;
177 reg             last_ce;
178 reg             [ADDR_BITS-1:0] sync_addr;
179

```

cellram.v

Ln 1 Col 1 | Verilog

```
ISE Text Editor - [cellram_parameters.vh]
File Edit View Window Layout Help
*****/
26
27
28 // Parameters current with P26Z datasheet rev H
29
30 // Timing parameters based on Speed Grade
31
32 // SYMBOL UNITS DESCRIPTION
33 // -----
34 `ifndef sg7013
35 parameter tACLK = 7.0; // ns CLK to output delay
36 parameter tAPA = 20.0; // ns Page access time
37 parameter tAW = 70.0; // ns Address valid to end of WRITE
38 parameter tBW = 70.0; // ns BY# select to end of WRITE
39 parameter tCBPH = 5.0; // ns CE# HIGH between subsequent burst or mixed-mode operations
40 parameter tCLK = 7.5; // ns CLK period
41 parameter tCSP = 2.5; // ns CE# setup time to active CLK edge
42 parameter tCW = 70.0; // ns Chip enable to end of WRITE
43 parameter tHD = 1.5; // ns Hold time from active CLK edge
44 parameter tKP = 3.0; // ns CLK HIGH or LOW time
45 parameter tPC = 20.0; // ns Page READ cycle time
46 parameter tRC = 70.0; // ns READ cycle time
47 parameter tSP = 2.0; // ns Setup time to active CLK edge
48 parameter tVP = 5.0; // ns ADV# pulse width LOW
49 parameter tVS = 70.0; // ns ADV# setup to end of WRITE
50 parameter tWC = 70.0; // ns WRITE cycle time
51 parameter tWP = 45.0; // ns WRITE pulse width
52 `else `ifdef sg701
53 parameter tACLK = 7.0; // ns CLK to output delay
54 parameter tAPA = 20.0; // ns Page access time
Ln 1 Col 1 Text
```

```

ISE Text Editor - [cellram.v]
File Edit View Window Layout Help
427 always @(negedge adv_n or posedge ce_n) begin
428     sync_access <= 1'b0; // a burst is terminated by bringing CE# HIGH for greater than 15ns.
429 end
430
431 // Main Asynchronous block
432 always @(sync_access or ce2wi or we_n or oe_n or by_n or zz_n_in or async_cre or async_addr) begin
433     if (sync_access) begin
434         software_access_unlock <= 2'b0;
435         async_state = IDLE;
436     end else begin
437
438         // commit write to memory
439         if ((async_state == WR) && ((last_ce2wi && !ce2wi) || (!last_we_n && we_n) || (~last_by_n & by_n))) begin
440             if ($realtime - tm_tcw < tCW)
441                 $display ("%t ERROR: tCW violation on CE# by %t", $realtime, tm_tcw + tCW - $realtime);
442             if ($realtime - tm_adv_n_neg < tVS)
443                 $display ("%t ERROR: tVS violation on ADV# by %t", $realtime, tm_adv_n_neg + tVS - $realtime);
444             if ($realtime - tm_tbw < tBW)
445                 $display ("%t ERROR: tBW violation on BY# by %t", $realtime, tm_tbw + tBW - $realtime);
446             if ($realtime - tm_we_n < tWP)
447                 $display ("%t ERROR: tWP violation on WE# by %t", $realtime, tm_we_n + tWP - $realtime);
448             if ($realtime - tm_async_cre < tAW)
449                 $display ("%t ERROR: tAW violation on CRE by %t", $realtime, tm_async_cre + tAW - $realtime);
450             if ($realtime - tm_async_addr < tAW)
451                 $display ("%t ERROR: tAW violation on ADDR by %t", $realtime, tm_async_addr + tAW - $realtime);
452             if ($realtime - tm_dq_tdw < tDW)
453                 $display ("%t ERROR: tDW violation on DQ by %t", $realtime, tm_dq_tdw + tDW - $realtime);
454             if (($realtime - tm_async_addr < tWC) || ($realtime - tm_tcw < tWC))
455                 $display ("%t ERROR: tWC violation on ADDR", $realtime);
456
457             if ((async_addr == {ADDR_BITS{1'b1}}) && (software_access_unlock == 2)) begin
458                 case (last_dq[1:0])
459                     (2'b00 & RCR_MASK[17:16]) : software_access_which_reg <= RCR;
460                     (2'b10 & DIDR_MASK[17:16]) : software_access_which_reg <= DIDR;
461                     (2'b01 & BCR_MASK[17:16]) : software_access_which_reg <= BCR;
462                     default: $display ("%t ERROR: Async - Illegal Register Select = %h", $realtime, last_dq[1:0]);
463                 endcase
464                 if (DEBUG[0])
465                     $display ("%t INFO: Async - Software Access Unlock = %d, Register Select = %h", $realtime,
466 software_access_unlock <= software_access_unlock + 1;

```

cellram.v

Ln 1 Col 1 Verilog