



**This tutorial shows how to create a simple project using a DCM (Digital Clock Manager).
(Jim Duckworth/Myo Thaw – August 2012)**

The DCM generates 50MHz and 25MHz signals from the 50MHz xtal clock connected to the FPGA.


Create a simple module with the following ports:




Add a new IP source: Call it `dcm_25` (for 25MHz DCM)



Select the Single DCM_SP core:



Click Next and then Finish.




Click OK

The screenshot shows the 'Xilinx Clocking Wizard - General Setup' window. The central DCM_SP block is connected to various pins. On the left, CLKIN and CLKFB are inputs. On the right, CLK0, CLK90, CLK180, CLK270, CLKDV, CLK2X, CLK2X180, CLKFX, and CLKFX180 are outputs. On the bottom left, RST, PSEN, PSINCDEC, and PSClk are inputs. On the bottom right, STATUS, LOCKED, and PSDONE are outputs. The RST pin is checked. Below the pin connections, the 'Input Clock Frequency' is set to 50 MHz. The 'Phase Shift' is set to NONE with a value of 0. The 'CLKIN Source' is set to External, Single. The 'Feedback Source' is set to Internal, Single. The 'Divide By Value' is set to 2. The 'Feedback Value' is set to 1X. The 'Use Duty Cycle Correction' checkbox is checked. At the bottom, there are buttons for 'More Info', 'Advanced', '< Back', 'Next >', and 'Cancel'.

Click the LOCKED, and CLKDV pin options and enter 50 for the Input Frequency and Select 2 for the Divide by Value


Click Next, Next, and Finish




You can now see the dcm_25 in the Design pane,

Select it and you will see some options in the Processes pane.


Select the View HDL Instantiation Template



Double-click the *View HDL Instantiation Template* process:




Copy and Paste the DCM instantiation templates to your original Verilog:



```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date:    13:16:48 09/01/2012
7 // Design Name:
8 // Module Name:    dcm_example
9 // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21 module dcm_example(
22     input fpga_clk,
23     input reset,
24     output clk_50M,
25     output clk_25M,
26     output lock_led
27 );
28
29 dcm_25 instance_name (
30     .CLKIN_IN(fpga_clk),    //50MHz xtal clock to FPGA
31     .RST_IN(reset),
32     .CLKDV_OUT(clk_25M),    //25MHz clock to VGA controller
33     .CLKIN_IBUFG_OUT(),     //Open
34     .CLKO_OUT(clk_50M),     //50MHz clock to rest of design
35     .LOCKED_OUT(lock_led)  //LED turns on when DCM is locked
36 );
37
38 endmodule
39
```


Ln 39 Col 1 Verilog

Create a UCF File (clk_50MHz is connected to debug port JA1, and Clk_25M to JA2):



Synthesize, Implement, and Generate a Programming File,

Using an oscilloscope confirm that JA1 has a 50MHz clock and JA2 has a 25MHz clock and the LED 7 is on indicating the DCM is locked.



Press BTN0 to try reset the DCM and confirming the DCM locks again and the clock signals are correct.

Here is a schematic of what we have created:

