



npn: 	NMOS: 			
Current in collector terminal: $I_C = \underbrace{\frac{qAD_n n_i^2}{2W_B N_A}}_{I_S} e^{(V_{BE}/V_T)}$	Current in drain terminal (active region): <table><tr><td> Long channel ($L \gg 1 \mu\text{m}$): $I_D = \frac{\bar{\mu} C_{OX}}{2} \frac{W}{L} (V_{GS} - V_{TH})^2$</td><td> Short channel ($L \ll 1 \mu\text{m}$): $I_D = C_{OX} W v_{SAT} (V_{GS} - V_{TH})$</td></tr></table>		Long channel ($L \gg 1 \mu\text{m}$): $I_D = \frac{\bar{\mu} C_{OX}}{2} \frac{W}{L} (V_{GS} - V_{TH})^2$	Short channel ($L \ll 1 \mu\text{m}$): $I_D = C_{OX} W v_{SAT} (V_{GS} - V_{TH})$
Long channel ($L \gg 1 \mu\text{m}$): $I_D = \frac{\bar{\mu} C_{OX}}{2} \frac{W}{L} (V_{GS} - V_{TH})^2$	Short channel ($L \ll 1 \mu\text{m}$): $I_D = C_{OX} W v_{SAT} (V_{GS} - V_{TH})$			
Representing current in form of $I = Q/\Delta T$				
Charge in base: $Q = \frac{qAW_B n_i^2}{2N_A} e^{(V_{BE}/V_T)}$	Charge in channel: $Q = \frac{C_{OX} WL}{2} (V_{GS} - V_{TH})$	Charge in channel: $Q = C_{OX} WL (V_{GS} - V_{TH})$		
Transit time through base: $\Delta T = \frac{W_B^2}{2\mu V_T}$	Transit time through channel: $\Delta T = \frac{L^2}{2\bar{\mu}(V_{GS} - V_{TH})}$	Transit time through channel: $\Delta T = \frac{L}{v_{SAT}}$		
Applied voltage:				
V_{BE}: Applied across base-emitter junction	V_{GS}: Applied from gate to source			
Geometry under designer control, subject to process (mask lithography) minimum:				
A: Base-emitter junction area	W: Width of channel under gate L: Length of channel under gate			
Process parameters:				
W_B: Width of base region (determined by diffusion of dopant atoms for base, emitter regions) N_A: Dopant density of p-type atoms in base	C_{OX}: Gate oxide capacitance per unit area (determined by thickness, dielectric constant of gate oxide) V_{TH}: Threshold voltage (determined by lots of things; see Razavi ch. 16)			
Physical parameters:				
μ: Bulk mobility of carriers in base D_n: Diffusion constant of electrons in base n_i: Intrinsic carrier concentration (strongly temperature dependent) q: Electron charge V_T: thermal voltage = $kT/q \sim 26\text{mV}$ @ $T=300\text{K}$	$\bar{\mu}$: Surface mobility of carriers in channel	v_{SAT}: Saturation velocity (maximum due to high field; $\approx 1\text{E}+7 \text{ cm/s}$.		

Notes:

Speed

W_B , L are critical dimensions for improving speed performance

Note exponent of 2 in ΔT equation indicates that improvement goes as factor squared; meaning there are two reasons speed improves:

- 1) Shorter distance for carrier to travel
- 2) More "push" (steeper diffusion gradient for BJT, higher E field for MOSFET in long channel limit)

Factors in MOS - BJT speed performance:

- 1) Bulk mobility (BJT) always better than surface mobility (MOSFET)
- 2) Reducing critical dimension involves different process considerations
- 3) Trying to increase MOSFET speed by increasing $V_{GS} - V_{TH}$ has two problems:
 - reduces transconductance efficiency
 - carrier velocity doesn't increase as much as expected due to velocity saturation (Razavi ch. 16)

Small signal transconductance g_m :	
$g_m = \frac{I_C}{V_T}$	$g_m = \frac{I_D}{(V_{GS} - V_{TH})/2}$

Why BJT transconductance will always be better for roughly similar bias currents:

Thermal voltage V_T is less than $(V_{GS} - V_t)$; trying to reduce $V_{GS} - V_t$ below $\sim 150\text{mV}$ causes MOSFET to enter subthreshold (weak inversion) region of operation

Advantages of MOS:

Near ∞ input resistance looking into gate vs. base current for BJT (better buffer on input side)
 Better analog switch; truly ohmic at origin of $V_{DS} - I_D$ plot (sample & hold)
 Compatible with digital CMOS (process cost advantage)
 Comes out of non-active operating region more quickly (BJT slow out of saturation)
 More robust current sources (gentler "crash" than BJT into saturation)

Advantages of BJT

More speed, transconductance per amount of bias current
 Higher intrinsic gain for actively loaded stage (better Early voltage)
 Lower output resistance at emitter vs. source of MOSFET (better buffer on output side)
 "Closer" to fundamental physics (e.g. bandgap voltage reference)
 Follows exponential model over 5 - 8 orders of magnitude (analog computation; multipliers)
 Higher output resistance current sources