






P4. Analog Multiplexer









(Z) lab4_p3_acq (active)




MODEL FOR ACQUISITION



USE WORST CASE (LARGEST) R_{on} OVER SIGNAL RANGE




(Z) lab4_p3_acq (active)



S/H Design Example

D/A Converters



System parameters:

- ADC 8 bit resolution
- MOSFET “on” resistance 500Ω
- LF 356: $f_T = 5\text{MHz}$, $\text{SR} = 12\text{ V}/\mu\text{sec}$

- What is the acquisition time at V_{CAP} to within $1/2$ LSB?
 “Acquisition time”: For worst-case step, how long after transitioning from hold to sample at time $t=0$ for voltage to settle within error band ($1/2$ LSB in this case) of ideal ($t \rightarrow \infty$) final value
- Will the output at V_{HOLD} be slew rate limited?
- Choose a new value of C_H for an acquisition time of $1\mu\text{sec}$


Sample-and-Hold Analysis / Design Example

$$1 \text{ LSB} = \frac{5\text{V}}{256} = 19.5 \text{ mV}$$

$$\frac{1}{2} \text{ LSB} = 9.8 \text{ mV}$$



System parameters:

- ADC 8 bit resolution
- MOSFET "on" resistance 500Ω
- LF 356: $f_T = 5\text{MHz}$, $\text{SR} = 12 \text{ V}/\mu\text{sec}$ ✓



$$\left. \frac{dV}{dt} \right|_{\text{max}} = 8.3 \frac{\text{V}}{\mu\text{sec}} < \text{SR}$$

$2^8 = 256 \text{ LEVELS}$



a) What is the acquisition time at V_{CAP} to within 1/2 LSB? **3.74μs**

b) Will the output at V_{HOLD} be slew rate limited? **NO!**

a) GEN'L EXP

$$V(t) = V_F - (V_F - V_I) e^{-t/\tau}$$


$$V(t) = 5\text{V} e^{-t/\tau}$$

AT $t = t_{\text{ACQ}}$


$$9.8\text{mV} = 5\text{V} e^{-t_{\text{ACQ}}/\tau}$$

$$t_{\text{ACQ}} = \ln\left(\frac{5\text{V}}{9.8\text{mV}}\right) \tau = (6.24)(600\text{ns}) = \underline{3.74 \mu\text{sec}}$$

$\ln\left(\frac{2^8}{1/2}\right)$
FULL SCALE ERROR BAND



$$\tau = (R_{S3} + R_{on}) C_H = (600\Omega)(1000\text{pF}) = 600\text{ns}$$



b) DOES $\left. \frac{dV_{\text{CAP}}}{dt} \right|_{\text{max}} > \text{SR}$?

$$\frac{dV_{\text{CAP}}}{dt} = \frac{V_F - V_I}{\tau} e^{-t/\tau}$$

c) Choose a new value of C_H for an acquisition time of $1\mu\text{sec}$

$\frac{1}{2}$ LSB AT 8b level

$$t_{ACQ} = 6.24 \tau$$

WANT ↓

$$1\mu\text{sec} = 6.24 \tau$$

$$\tau_{NEED} = \frac{1\mu\text{sec}}{6.24}$$


$$= 160 \text{ nsec}$$

$$(600\Omega) C_H$$


NEED FOR C_H :

$$160 \text{ nsec} = 600\Omega C_H$$


$$C_H = \frac{160 \text{ nsec}}{600\Omega} = 265 \text{ pF}$$



SAME MODEL



D/A Converter (I) WANT




"LEAST SIGNIFICANT BIT"

DIGITAL WORD INPUT
(4 BIT EXAMPLE)

MSB		LSB		n_{IN}	
b_1	b_2	b_3	b_4		
0	0	0	0	0	0
0	0	0	1	1	1
0	0	1	0	2	2
		:			
1	1	1	1	15	F

"BINARY WEIGHTED R"



IDEAL OP-AMP: KCL AT -
 $I_F = I_1 + I_2 + I_3 + I_4$

$$\frac{V_1}{R} + \frac{V_2}{2R} + \frac{V_3}{4R} + \frac{V_4}{8R}$$

OHM'S LAW

SUB INTO V_{out} EXPRESSION

$$V_{out} = - \left(\frac{V_1}{R} + \frac{V_2}{2R} + \frac{V_3}{4R} + \frac{V_4}{8R} \right) R_F$$

FACTOR OUT R, MULTIPLY 8/8

$$V_{out} = \frac{-R_F}{8R} (8V_1 + 4V_2 + 2V_3 + V_4)$$

USE $V_i = b_i V_{REF}$; FACTOR OUT V_{REF}

$$V_{out} = \left[\frac{-R_F}{8R} V_{REF} \right] (8b_1 + 4b_2 + 2b_3 + b_4)$$

V_{LSB}
STEP SIZE

BINARY NUMBER!