
Verilog – Module 1

Introduction

Jim Duckworth
ECE Department, WPI

Topics

- Background to VHDL
- Introduction to language
- Programmable Logic Devices
 - CPLDs and FPGAs
 - FPGA architecture
 - Nexys 2 Board
- Using VHDL to synthesize and implement a design
- Verilog overview

Hardware Description Languages

- Example HDL's : ABEL, VERILOG, VHDL
- Advantages:
 - Documentation
 - Flexibility (easier to make design changes or mods)
 - Portability (if HDL is standard)
 - One language for modeling, simulation (test benches), and synthesis
 - Let synthesis worry about gate generation
 - Engineer productivity
- However: A different way of approaching design
 - engineers are used to thinking and designing using graphics (schematics) instead of text.



Verilog background

- 1983: Gateway Design Automation released Verilog HDL “Verilog” and simulator
- 1985: Verilog enhanced version – “Verilog-XL”
- 1987: Verilog-XL becoming more popular (same year VHDL released as IEEE standard)
- 1989: Cadence bought Gateway
- 1995: Verilog adopted by IEEE as standard 1364
 - Verilog HDL, Verilog 1995
- 2001: First major revision (cleanup and enhancements)
 - Standard 1364-2001 (or Verilog 2001)
- System Verilog under development
 - Better system simulation and verification support

Books


- “FPGA Prototyping by Verilog Examples”, 2008, Pong P. Chu, Wiley 978-0-470-18532-2
- “Starters Guide to Verilog 2001” by Ciletti, 2004, Prentice Hall 0-13-141556-5
- “Fundamentals of Digital Logic with Verilog Design” by Brown and Vranesic, 2003, McGraw-Hill, 0-07-282878-7
- “Advanced Digital Design with the Verilog HDL”, by Ciletti, 2003, Prentice-Hall, 0-13-089161-4
- “HDL Chip Design” by Smith, 1996, Doone Publications, 0-9651934-8
- “Verilog Styles for Synthesis of Digital Systems” by Smith and Franzon, 2000, Prentice Hall, 0-201-61860-5
- “Verilog HDL” by Palnitkar”, 2003, Prentice Hall, 0-13-044911-3
- “Verilog for Digital Design” by Vhadi and Lysecky, 2007, Wiley, 978-0-470-05262-4

Create Verilog Module



Module Created

- No separate entity and arch – just module
- Ports can be input, output, or inout
- Note: Verilog 2001 has alternative port style:
 - `(input a, b, sel, output y);`
 - Also place in column:
 - `(`
 - `input a,`
 - `input b,`
 - `input sel,`
 - `output y`
 - `);`




The screenshot shows a window titled "mux.v - ISE Text Editor". The text editor contains the following Verilog code:

```
1 module mux(a,b,sel,y);
2     input a;
3     input b;
4     input sel;
5     output y;
6
7
8
9 endmodule
10
```

The code is displayed with line numbers 1 through 10 on the left margin. The text editor has a standard toolbar with icons for file operations (save, open, print) and editing (undo, redo, cut, copy, paste). The status bar at the bottom indicates "For Help, press F1".

Add assign statement

- Similar to VHDL conditional signal assignment – continuous assignment
- Same hardware produced as with VHDL




Verilog - general comments

- VHDL is like ADA and Pascal in style
 - Strongly typed – more robust than Verilog
 - In Verilog it is easier to make mistakes
 - Watch for signals of different widths
 - No default required for case statement, etc
- Verilog is more like the ‘c’ language
- Verilog IS case sensitive
- White space is OK
- Statements terminated with semicolon (;)
- Verilog statements between
 - `module` and `endmodule`
- Comments `//` single line and `/*` and `*/`

Verilog

- Four-value logic system
 - 0 – logic zero, or false condition
 - 1 – logic 1, or true condition
 - x, X – unknown logic value
 - z, Z - high-impedance state
- Number formats
 - b, B binary
 - d, D decimal (default)
 - h, H hexadecimal
 - o, O octal
- 16'H789A – 16-bit number in hex format
- 1'b0 – 1-bit


Example Synthesis Results (not Xilinx)



Programmable Logic Devices

- Xilinx user programmable devices
 - FPGAs – Field Programmable Gate Array
 - Virtex 4, 5, 6, 7 !
 - Spartan 3, Spartan 6
 - Consist of configurable logic blocks
 - Provides look-up tables to implement logic
 - Storage devices to implement flip-flops and latches
 - CPLDs – Complex Programmable Logic Devices
 - CoolRunner-II CPLDS (1.8 and 3.3 volt devices)
 - XC9500 Series (3.3 and 5 volt devices)
 - Consist of macrocells that contain programmable and-or matrix with flip-flops
- Altera has a similar range of devices

Electronic Components (Xilinx)



Acronyms

SPLD = Simple Prog. Logic Device

PAL = Prog. Array of Logic

CPLD = Complex PLD

FPGA = Field Prog. Gate Array

Common Resources

Configurable Logic Blocks (CLB)

- Memory Look-Up Table
- AND-OR planes
- Simple gates

Input / Output Blocks (IOB)

- Bidirectional, latches, inverters, pullup/pulldowns


Interconnect or Routing

- Local, internal feedback, and global


Xilinx Products (Xilinx)

CPLDs and FPGAs

**Complex Programmable Logic
Device (CPLD)**



**Field-Programmable Gate Array
(FPGA)**



Architecture **PAL/22V10-like**
More Combinational

Density **Low-to-medium**
0.5-10K logic gates

Performance **Predictable timing**
Up to 250 MHz today

Interconnect **“Crossbar Switch”**


Gate array-like
More Registers + RAM

Medium-to-high
1K to 3.2M system gates

Application dependent
Up to 200 MHz today

Incremental

Overview of Xilinx FPGA Architecture (Xilinx)



Spartan-3 FPGA Family

- “Designed to meet the needs of high-volume, cost-sensitive consumer electronic applications”
- 326 MHz system clock rate
- Programmed by loading configuration data into static memory cells – place serial PROM on board

Device	System Gates	CLBs (4 slices)	CLB flip-flops	Block Ram (bits)	User IO	Price (250K)
XC3S200	200K	480	3,840	216K	173	\$2.95
XC3S1000	1M	1,920	15,360	432K	391	\$12
XC3S4000	4M	6,912	55,296	1,728K	712	\$100

Spartan-3E FPGA Family

- Also “specifically designed to meet the needs of high volume, cost-sensitive consumer electronic applications.
- builds on the success of the earlier Spartan-3 family by increasing the amount of logic per I/O, significantly reducing the cost per logic cell. New features improve system performance.
- Because of their exceptionally low cost, are ideally suited to a wide range of consumer electronics applications, including broadband access, home networking, display/projection, and digital television equipment”.

Device	System Gates	CLBs (4 slices)	CLB flip-flops	Block Ram (bits)	User IO	Price (250K)
XC3S100E	100K	240	1,920	72K	108	<\$2
XC3S500E	500K	1,164	9,312	360K	232	\$25 1-off
XC3S1600E	1.6M	3,688	29,504	648K	376	<\$9

Spartan-6 FPGA Family

- “Delivers an optimal balance of low risk, low cost, and low power for cost-sensitive applications”
- Offers advanced power management technology, up to 150K logic cells, PCI express blocks, memory support, DSP slices, and transceivers
- LX and LXT (Integrated transceivers and PCI Express Endpoint block) devices
- DSP48A slice contains 18 by 18 multiplier, adder and accumulator


Device	CLBs slices	CLB flip-flops	DSP48A slices	Block Ram (18 Kb)	User IO	Price (1 off)
XC6LX4	600	4,800	8	12	132	\$10
XC6LX16	2,278	18,224	32	32	232	\$30
XC6LX150	23,038	184,304	180	268	576	\$180

Programmable Functional Elements

- Configurable Logic Blocks (CLBs)
 - RAM-based look-up tables to implement logic
 - Storage elements for flip-flops or latches
- Input/Output Blocks
 - Supports bidirectional data flow and 3-state operation
 - Supports different signal standards including LVDS
 - Double-data rate registers included
 - Digitally controlled impedance provides on-chip terminations
- Block RAM provides data storage
 - 18-Kbit dual-port blocks
- Multiplier blocks (accepts two 18-bit binary numbers)
- Digital Clock Manager (DCM)
 - Provides distribution, delaying, mult, div, phase shift of clocks


Slices and CLB (Xilinx)

- Each Virtex™-II CLB contains four slices
 - Local routing provides feedback between slices in the same CLB, and it provides routing to neighboring CLBs
 - A switch matrix provides access to general routing resources




Detailed Slice Structure (Xilinx)

- The next slides will discuss the slice features
 - LUTs
 - MUXF5, MUXF6, MUXF7, MUXF8 (only the F5 and F6 MUX are shown in the diagram)
 - Carry Logic
 - MULT_ANDs
 - Sequential Elements



Look-Up Tables (Xilinx)


- Combinatorial logic is stored in Look-Up Tables (LUTs)
 - Also called Function Generators (FGs)
 - Capacity is limited by number of inputs,
 - not complexity
- Delay through the LUT is constant



A	B	C	D	Z
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
.	.	.	.	.
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1


Flexible Sequential Elements (Xilinx)

- Can be flip-flops or latches
- Two in each slice; eight in each CLB
- Inputs can come from LUTs or from an independent CLB input
- Separate set and reset controls
 - Can be synchronous or asynchronous
- All controls are shared within a slice
 - Control signals can be inverted locally within a slice



IOB Element (Xilinx)

- Input path
 - Two DDR registers
- Output path
 - Two DDR registers
 - Two 3-state enable DDR registers
- Separate clocks and clock enables for I and O
- Set and reset signals are shared



SelectIO Standard (Xilinx)


- Allows direct connections to external signals of varied voltages and thresholds
 - Optimizes the speed/noise tradeoff
 - Saves having to place interface components onto your board
- Differential signaling standards
 - LVDS, BLVDS, ULVDS
 - LDT
 - LVPECL
- Single-ended I/O standards
 - LVTTTL, LVCMOS (3.3V, 2.5V, 1.8V, and 1.5V)
 - PCI-X at 133 MHz, PCI (3.3V at 33 MHz and 66 MHz)
 - GTL, GTLP
 - and more!

Digital Controlled Impedance (DCI)

- DCI provides
 - Output drivers that match the impedance of the traces
 - On-chip termination for receivers and transmitters
- DCI advantages
 - Improves signal integrity by eliminating stub reflections
 - Reduces board routing complexity and component count by eliminating external resistors
 - Internal feedback circuit eliminates the effects of temperature, voltage, and process variations


Block SelectRAM Resources (Xilinx)

- Up to 3.5 Mb of RAM in 18-kb blocks
 - Synchronous read and write
- True dual-port memory
 - Each port has synchronous read and write capability
 - Different clocks for each port
- Supports initial values
- Synchronous reset on output latches
- Supports parity bits
 - One parity bit per eight data bits





Dedicated Multiplier Blocks (Xilinx)


- 18-bit twos complement signed operation
- Optimized to implement multiply and accumulate functions
- Multipliers are physically located next to block SelectRAM™ memory



Nexys2 Board (\$99)




Nexys3 Board (\$119)




Logic Synthesis

- A process which takes a digital circuit description and translates it into a gate level design, optimized for a particular implementation technology.




Xilinx Design Process (Xilinx)

- **Step 1: Design**
 - Two design entry methods: HDL(Verilog or VHDL) or schematic drawings
- **Step 2: Synthesize to create Netlist**
 - Translates V, VHD, SCH files into an industry standard format EDIF file
- **Step 3: Implement design (netlist)**
 - Translate, Map, Place & Route
- **Step 4: Configure FPGA**
 - Download BIT file into FPGA




Xilinx Design Flow (Xilinx)




Program the FPGA (Xilinx)


- There are three ways to program an FPGA
 - Through a PROM device
 - You will need to generate a file that the PROM programmer will understand
 - Directly from the computer
 - Use the iMPACT configuration tool
 - (need JTAG)
 - Use USB connector
 - Digilent Adept tool



Decoder Tutorial Demo Example



Verilog Source Code




The screenshot shows the ISE Text Editor window with the file name [decoder.v*]. The menu bar includes File, Edit, View, Window, Layout, and Help. The code is as follows:

```
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////,
21 module decoder(
22     input [2:0] sw,
23     output [7:0] led
24 );
25
26 assign led = (sw == 3'b000) ? 8'b00000001 :
27     (sw == 3'b001) ? 8'b00000010 :
28     (sw == 3'b010) ? 8'b00000100 :
29     (sw == 3'b011) ? 8'b00001000 :
30     (sw == 3'b100) ? 8'b00010000 :
31     (sw == 3'b101) ? 8'b00100000 :
32     (sw == 3'b110) ? 8'b01000000 :
33     8'b10000000;
34
35 endmodule
36
```

The status bar at the bottom indicates "Ln 1 Col 1 Verilog".

Synthesizing the Design




=====

★ HDL Synthesis ★


=====

```
Synthesizing Unit <decoder>.
  Related source file is "C:\ece3829\decoder\decoder.v".
  Found 8x8-bit Read Only RAM for signal <led>
  Summary:
    inferred 1 RAM(s).
  Unit <decoder> synthesized.
```

View the Schematic Representation



Decoder Implemented on FPGA



Zooming in on Logic Slice

Block1 - View Comp y_5_OBUF at Site SLICE_X10Y0

Name: y_5_OBUF
 Feqn: (A3*(A2*~A1))
 Geqn: (A2*(~A1**A3))

Components

Filter: [] Apply

Name	Site	Type	#Pins	Hili
sel<0>	P5	IOB	1	no
sel<1>	N7	IOB	1	no
sel<2>	R7	IOB	1	no
y<0>	M7	IOB	1	no
y<1>	N6	IOB	1	no
y<2>	R5	IOB	1	no
y<3>	R6	IOB	1	no
y<4>	N5	IOB	1	no
y<5>	M6	IOB	1	no
y<6>	P6	IOB	1	no
y<7>	P7	IOB	1	no
y_4_0	SLICE	SLICE	8	no
y_5_0	SLICE	SLICE	8	no

ld1

<F>; D=(A3*(A2*~A1)).

For Help, press F1

xc3s200-4ft256 No Logic Changes

Assigning Package Pins

Xilinx PACE - c:\ee574\decoder\decoder.ucf

File Edit View IOBs Areas Tools Window Help

Design Browser

- I/O Pins
 - Global Logic
 - Logic

Design Object List - I/O Pins

I/O Name	I/O Direction	Loc	Bank	I/O Std.
y<7>	Output	p11	BANK4	
y<6>	Output	p12	BANK4	
y<5>	Output	n12	BANK4	
y<4>	Output	p13	BANK4	
y<3>	Output	n14	BANK3	
y<2>	Output	lt2	BANK3	
y<1>	Output	p14	BANK3	
y<0>	Output	k12	BANK3	
sel<2>	Input	h14	BANK2	
sel<1>	Input	g12	BANK2	
sel<0>	Input	f12	BANK2	

Package Pins for xc3s200-4-ft256

Package Pin Legend

Symbol	Pin Type
[White Circle]	User I/O
[Grey Circle]	User Prohibit
[Green Circle]	GND
[Red Circle]	VCCINT
[Orange Circle]	VCCAUX
[Pink Circle]	VCCO
[Light Blue Circle]	CONFIG
[Yellow Circle]	JTAG
[Blue Circle]	GCLK / GCK
[Light Green Circle]	Power Management
[Light Purple Circle]	Not Connected
[Light Green Circle]	Bank0
[Light Green Circle]	Bank1
[Light Green Circle]	Bank2
[Light Green Circle]	Bank3
[Light Green Circle]	Bank4
[Light Green Circle]	Bank5
[Light Green Circle]	Bank6
[Light Green Circle]	Bank7

Top View

6 7 8 9 10 11 12 13 14 15 16


A B C D E F G H J K L M N P R T

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Package View Architecture View

Pin Name: "F16" Pin Type: "VCCAUX"

New Implementation to Match Target



Verilog and VHDL – Reminder

- VHDL - like Pascal and Ada programming languages
- Verilog - more like 'C' programming language
- But remember they are Hardware Description Languages - They are NOT programming languages
 - FPGAs do NOT contain an hidden microprocessor or interpreter or memory that executes the VHDL or Verilog code
 - Synthesis tools prepare a hardware design that is *inferred* from the behavior described by the HDL
 - A bit stream is transferred to the programmable device to configure the device
 - No shortcuts! Need to understand combinational/sequential logic
- Uses subset of language for synthesis
- Check - could you design circuit from description?